

On Realization of a New High-Precision and Low-Power CMOS Analog Multiplier Circuit

Tohid Aghaei¹, Ali Naderi Saatlo*²

¹Young researchers and elite club, Urmia Branch, Islamic Azad University, Urmia, Iran

²Department of Electrical-Electronics Engineering Urmia Branch, Islamic Azad University, Urmia, Iran.

*corresponding author, E-mail: a.naderi@iaurmia.ac.ir

Abstract. This paper proposes a new current-mode four-quadrant analog multiplier in the CMOS technology based on dual translinear loops. Compared with the previous works, this circuit has a simpler structure resulting in a higher frequency response, low-power consumption and low body-effect error. The circuit is thoroughly analyzed in terms of the of body-effect error and its results are presented. In order to verify its performance, the circuit is used in two useful applications: as an amplitude modulator and frequency doubler. The circuit is designed and simulated using HSPICE and 49 parameters (BSIM3v3) in the 0.18 μm technology. The simulation results demonstrate the linearity error of 0.76%, THD of 0.92 in 1MHz, -3dB bandwidth of 104MHz and maximum power consumption of 0.18mW. the Monte Carlo analysis is carried out to ensure robustness of the circuit performance against process variations.

Keywords: Analog multiplier; current mode; translinear loop; four-quadrant; low power.

Zasnova analognega množilnika z visoko natančnostjo in majhno porabo moči v tehnologiji CMOS

V članku predstavljamo nov tokovni štirikvadrantni analogni množilnik v tehnologiji CMOS na osnovi dvojnih povratnih vezav. V primerjavi z obstoječimi množilniki ima predlagani množilnik preprostejšo zgradbo, kar ima za posledico višji frekvenčni odziv, majhno porabo moči in manjšo strukturno napako. Delovanje vezja in njegovo zmogljivost smo preverili pri zasnovi amplitudnega modulatorja in frekvenčnega podvajevalnika. Vezje smo zasnovali in simulirali s programskim paketom HSPICE in parametri level 49 (BSIM3v3) v tehnologiji 0.18 μm . Rezultati simulacij potrjujejo napako linearnosti 0.76 %, 0.92 THD pri 1MHz, pasovno širino 104 MHz in največjo porabo moči 0.18 mW. Z analizo Monte Carlo smo preverili zmogljivost vezja glede na odstopanja v tehnološkem procesu.

1 INTRODUCTION

The intensive use of analog multipliers as an essential building block of the analog signal system in a multitude of applications, such as modulators, frequency doublers, artificial networks, fuzzy integrated systems, automatic gain controlling [1-4], is the key driving factor for their considerable study and conception. The multiplier provides a product of two continuous signals, such as x and y , yielding an output of $z = Kxy$, where K is a constant value with a suitable dimension. The linearity, speed, bandwidth and power dissipation are the main goals of the design. At present, the power consumption is a key parameter in designing a high-

performance mixed-signal integrated circuit. Some of the multipliers [5-9] are not optimal for the low-voltage and low-power applications. Several techniques for reducing the power consumption in circuits of this type have recently been proposed, they include the floating gate technique [10-12], bulk-driven method [13, 14], subthreshold mode [15, 16], or class-AB mode [17, 18]. However, these analog multiplier circuits have been proposed either in the voltage or current modes.

One of the important classes of multipliers which uses current-mode technique is based on the translinear loop (TL) principle [19-21]. TL is a special device arrangement that allows a useful large signal relationship among its currents [19]. Usually, the devices employed in the TL loops can be BJT, MOS transistors or diodes. If diodes are used, usually an extra active circuit is required [21]. The advantage of this circuit is independence of the output current expression on technological parameters and the circuit operation is not affected by temperature variations, ideally.

Considering the operation region of the TL transistors, they can be classified in two classes: weak inversion [22-24] and strong inversion [25-29]. For the weak inversion, although it leads to circuits offering a low power dissipation, the bandwidth and dynamic range are limited. For the TL circuits in the strong inversion, the error resulting from the body effect is a serious problem for causing a mismatch in the threshold voltages which in turn, affects the linearity and precision of the circuits. However, in some studies this

effect is properly discussed and a few techniques are proposed [30,31]. Also, some CMOS multiplying circuits are designed using MOS transistors operating in the linear region [31-33]. Several CMOS multiplying circuits are designed using a short-channel MOSFET, but they has not compensate for the error due to the carrier mobility reduction [34-38]. Therefore, the accuracy of these circuits is degraded.

In this paper, a new topology of the analog-multiplier circuit based on a translinear loop is presented. Its main advantages are a high-precision performance as well as low power dissipation. In order to verify the efficiency of the performance circuit, the error caused by the body effect is analyzed and then minimized in the simulation results. Moreover, to prove the process and threshold voltage-variation effect on the circuit performance, the Monte-Carlo simulation is adopted. The paper is organized in five sections: The proposed method for implementation of the multiplier circuit as well as the transistor level design are presented in section 2. In section 3, the HSPICE simulation results of the proposed circuit are presented to prove the efficiency of the design. The performance analysis of the circuit is described in section 4. Finally, conclusions are outlined in section 5.

2 CIRCUIT DESCRIPTION

The principle of operation of the proposed multiplier is based on the square-difference algebraic characteristic:

$$(X + Y)^2 - (X - Y)^2 = 4XY \quad (1)$$

Thus, subtraction, summing and squaring are the operations needed to be done for the multiplier circuit. To generate Equation (1) in an analog multiplier circuit, two squarer blocks are required to produce a two-squarer function and its outputs need to be subtracted. Fig. 1 shows the proposed four-quadrant CMOS analog multiplier circuit. It is based on two dual translinear loops. The first loop, consisting of $(M_1 - M_4)$, realizes the $(X - Y)^2$ function and the second loop, consisting of $(M_3 - M_6)$, realizes the $(X + Y)^2$ function. The drain current of the MOS transistor operated in the saturation region is given by:

$$I_{DS} = K (V_{GS} - V_t)^2 \quad (2)$$

$$V_{GS} = V_t + \sqrt{\frac{I_{DS}}{K}} \quad (3)$$

Where $K = 0.5\mu_0 C_{OX}(W/L)$ is the transistor transconductance parameter, μ_0 is the electron mobility, C_{OX} is the gate oxide capacitance per unit area, W/L is the transistor aspect ratio, V_{GS} is the gate-to-source voltage and V_t is threshold voltage of the MOS

transistor. Applying KVL in the first dual translinear loops yields:

$$V_{GS1} + V_{GS2} = V_{GS3} + V_{GS4} \quad (4)$$

Assuming that all CMOS transistors operate in the saturation region, using Equation (2) and Equation (3) and considering $I_{DS3} = I_{DS4} = I_B$, we have:

$$\sqrt{I_{DS1}} + \sqrt{I_{DS2}} = \sqrt{I_{DS3}} + \sqrt{I_{DS4}} \quad (5)$$

$$\sqrt{I_{DS1}} + \sqrt{I_{DS2}} = 2\sqrt{I_B} \quad (6)$$

Writing KCL at nodes A and Bas:

$$I_{DS2} = I_{DS1} + I_{in1} \quad (7)$$

$$I_{o1} = I_{DS1} + I_a \quad (8)$$

Since $I_{DS2} = I_a$ and substituting Equation (7) in Equation (8), we have:

$$I_{DS1} = (I_{o1} - I_{in1}) / 2 \quad (9)$$

$$I_{DS2} = (I_{o1} + I_{in1}) / 2 \quad (10)$$

Substituting Equation (9) and Equation (10) in Equation (6) and squaring both sides:

$$4I_B = I_{o1} - (I_{in1} / 2) + (I_{in1} / 2) + 2\sqrt{I_{o1}^2 - I_{in1}^2} \quad (11)$$

Eliminating $I_{in1}/2$ and squaring both sides again yields:

$$16I_B^2 - 8I_B I_{o1} = -I_{in1}^2 \quad (12)$$

Then, the output current of I_{o1} can be written as:

$$I_{o1} = \frac{I_{in1}^2}{8I_B} + 2I_B \quad (13)$$

In a similar way, for I_{o2} we have:

$$\sqrt{I_{DS3}} + \sqrt{I_{DS4}} = \sqrt{I_{DS5}} + \sqrt{I_{DS6}} \quad (14)$$

and:

$$\begin{cases} I_{DS5} = I_{DS6} + I_{in2} \\ I_{o2} = I_{DS6} + I_b \end{cases}, \begin{cases} I_{DS6} = (I_{o2} - I_{in2}) / 2 \\ I_{DS5} = (I_{o2} + I_{in2}) / 2 \end{cases} \quad (15)$$

resulting:




Figure 1. Proposed current-mode analog multiplier circuit.

$$I_{o2} = \frac{I_{in2}^2}{8I_B} + 2I_B \quad (16)$$

The total output current of I_{out} is given by:

$$I_{out} = I_{o2} - I_{o1} \quad (17)$$

Considering $I_{in1} = I_X - I_Y$ and $I_{in2} = I_X + I_Y$, and substituting Equation (13) and Equation (16) into Equation (17) results in:

$$I_{out} = \frac{I_X I_Y}{2I_B} \quad (18)$$

As clearly seen from Equation (18), the output of the proposed circuit yields a multiplication of I_X and I_Y divided by the constant current of $2I_B$ here I_B is a constant current of $10\mu A$ normalized to one.

3 SIMULATION RESULTS

The analog multiplier circuit of Fig. 1 is simulated using HSPICE with the $0.18\mu m$ CMOS technology, the supply voltage is 1.8 V and the bias current of I_B is set to $10\mu A$. As mentioned, Equations (13) and (16) are the current squarer of the input signals, and the simulation result of the first squarer circuit is shown in Fig. 2 where the upper waveform is the input current, the middle waveform is the output current and the bottom waveform shows the error measurement. The average error in this simulation remains as low as 0.29 %.




Figure 2. Simulation results of the current squarer of the input signal (I_{in1}) in the loop ($M_1 - M_4$) and error measurement (frequency = 1 MHz).

Fig.3 shows the DC transfer characteristic of the proposed analog multiplier where I_X is set to a pulse with a variable amplitude from $-20\mu A$ to $20\mu A$ to varying I_Y from $-10\mu A$ to $10\mu A$. As a result, the output current varies from $-10\mu A$ to $10\mu A$. Within this range, the measured nonlinearity error is 0.76 %.




Figure 3. Simulation results of the current squarer of the input signal (I_{in1}) in the loop ($M_1 - M_4$) and error measurement (frequency = 1 MHz).

Fig. 4 shows results of other simulations with error measurements in which I_X and I_Y are sinusoidal at 200 KHz with amplitudes of $10\mu A$ and $5\mu A$, respectively, which yields a sinusoidal output with a high precision that marked with red line. Within this range, the measured nonlinearity error is 0.76 %.




Figure 4. Other simulations of the analog multiplier circuit in 0.2 MHz and error measurement.

Fig. 5 demonstrates the total harmonic distortion (THD) versus the input signal at 100 kHz and 1 MHz simultaneously. The simulations are performed for both I_X and I_Y , in which one of them is constant and the other one is sinusoidal. In the worst case, the input signal of $20\mu A_{p-p}$ at a frequency of 1 MHz results in THD of less than 0.92 %.




Figure 5. Relation between THD, I_X and I_Y .

The frequency response of the circuit in Fig. 6 shows that the -3dB bandwidth is 104 MHz when the input signal is applied to I_X and $I_Y = 10\mu A$. It should be pointed out that the input signals are applied in where the circuit output is 0 dB for a precise measuring of the -3 dB bandwidth of the circuit. The total power consumption is 0.18 mW.

Fig. 7 demonstrates the multiplier being used for the balance modulator. I_X and I_Y are 1 MHz and 100 kHz, with a variable amplitude from $-20\mu A$ to $20\mu A$ carrier and modulation signals, respectively, fed to the inputs of

the proposed multiplier, while the bias current is constant. Fig. 8 shows how the multiplier circuit can be employed as a frequency doubler. If both frequencies of the input currents are 1 MHz, the figure shows the corresponding output waveform with a double frequency as well as the error quantity.




Figure 6. Frequency response of the proposed circuit.




Figure 7. Proposed multiplier as an amplitude modulator. A 1 MHz carrier sinusoid and 100 kHz modulating signal (upper waveform); AC modulated output (middle waveform); Error measurement (lower waveform).




Figure 8. Proposed multiplier as a frequency doubler: a) input waveform (upper); b) output waveform (middle); c) error measurement (lower).

4 PERFORMANCE ANALYSIS

In this section, the characteristics of the analog multiplier in the terms of the body-effect error and threshold-voltage mismatch in a translinear loop are discussed. The Monte Carlo analysis and temperature-variation simulations are carried out to verify the circuit performance of process variation conditions

4.1 Body Effect Error

In the MOS transistor, the body effect refers to a change in the transistor threshold voltage resulting from a voltage difference between the transistor source and substrate, characterized by:

$$V_t = V_{t0} + \gamma \left[\sqrt{(2\phi_b + |V_{SB}|)} - \sqrt{2\phi_b} \right] \quad (19)$$

Where V_{t0} is the zero-bias threshold voltage, γ is the body-effect coefficient and ϕ_b is the bulk potential. To avoid this effect, the cascaded MOS transistors are placed in separate wells and V_{SB} will be zero. Thus, these transistors will have a zero-bias threshold voltage.

Let us consider the first translinear loop, consisting of ($M_1 - M_4$). In this loop, the M_2 and M_4 transistors bulk are connected to the ground, hence $V_{SB} = 0$ and $V_t = V_{t0}$, but in the M_1 and M_3 transistors $V_{SB} \neq 0$. Considering this mismatch between the M_1 and M_3 transistors, we can write

$$V_{GS2} = V_{t1} + \Delta V_1 \quad (20)$$

$$V_{GS3} = V_{t3} + \Delta V_3 \quad (21)$$

Substituting Equation (20) and Equation (21) in Equation (4) yields:

$$V_{t1} + \Delta V_1 + V_{GS2} = V_{t3} + \Delta V_3 + V_{GS4} \quad (22)$$

Where $V_{t1} = V_t + \delta$, $V_{t3} = V_t - \delta$ and δ is the mismatch term between V_{t1} , V_{t3} . Rewriting Equation 6, $I_{DS1} = I_{DS2} = I_B$, $I_{DS3} = (I'_{out} - I_{in})/2$, $I_{DS4} = I_f - I_{in}$ and assuming $V_{t2} = V_{t4}$ ($|V_{SB}| = 0$), we obtain

$$\delta + 2\sqrt{\frac{I_B}{K}} = -\delta + \sqrt{\frac{I_3}{K}} + \sqrt{\frac{I_3 + I_{in}}{K}} \quad (23)$$

Substituting $I_3 = (I'_{out} - I_{in})/2$ in Equation (23), squaring both sides and ignoring the terms containing δ^2 are get

$$8\delta\sqrt{\frac{I_B}{K}} + \frac{4I_B}{K} = \frac{I'_{out}}{K} + \frac{\sqrt{I'^2_{out} - I_{in}^2}}{K} \quad (24)$$

Assuming $I_B = K\Delta V^2$ and squaring both sides of Equation (24), current I'_{out} can be expressed as:

$$I'_{out} = \frac{I_{in}^2}{8K\Delta V(\Delta V + 2\delta)} + 2K\Delta V(\Delta V + 2\delta) \quad (25)$$

In this equation we can see that the mismatch error between the threshold voltages is dispensable, because $\Delta V \gg 2\delta$.

Subtracting Equation (18) from Equation (25), we obtain the output-current error quantity:

$$|I_{error}| = I_{out} - I'_{out} = \frac{I_{in}^2}{8K\Delta V^2} + 2K\Delta V^2 - \left[\frac{I_{in}^2}{8K\Delta V(\Delta V + 2\delta)} + 2K\Delta V(\Delta V + 2\delta) \right] \quad (26)$$

Ignoring the terms containing ΔV^n ($n = 3, 4, 5$), δ^2

$$|I_{error}| = \frac{\delta}{4K\Delta V^2(\Delta V + 2\delta)} I_{in}^2 - 4K\delta\Delta V \quad (27)$$

Term ΔV^3 in Equation (27) shows a very small error. The advantage of using the function $(X + Y)^2 - (X - Y)^2$ in the multiplier circuit is the possibility to cancel the offset and body-effect errors by eliminating the second term in Equation (25). Consequently, the output current is given by:

$$I_{out} = \frac{I_x I_y}{2I_B + 4\delta K \Delta V} \quad (28)$$

4.2 Mismatch and Temperature Effects

The Monte Carlo analysis of the proposed circuit with 100 iterations is carried out by applying a mismatch in the transistors aspect ratio and threshold voltage with the Gaussian distribution. This is done to ensure the robustness of the circuit performance against the fabrication process (see Fig. 9). The output of the multiplier without any mismatch shown in Fig. 5 is considered as an ideal output without any error (0%). The Monte Carlo analysis is then carried out demonstrating that 91% of the total samples occurs with an error of less than $\pm 1\%$ for than threshold voltage and transistors aspect-ratio variations.




Figure 9. Monte Carlo analysis of the multiplier circuit for the mismatch in the transistors aspect ratio and threshold voltage.

Fig. 10 shows the circuit error at various temperatures, while the maximum error occurring at 80 °C is 0.93 %. In this simulation, the obtained output at the temperature of 25 °C is considered as the reference value (relative error=0). The outputs in other temperatures are then compared with that value and the relative error is computed. It should be pointed out that the input signals are the same as the signals applied in the Monte Carlo analysis. The equations should be written in italics and numbered:




Figure 10. Relative error of the circuit versus different temperatures.

5 CONCLUSION

A four-quadrant CMOS multiplier based on dual translinear loops in a current mode is proposed. The performance of the multiplier is simulated using the HSPICE software. The simulation results indicate that the multiplier has remarkable benefits in terms of a high bandwidth (104 MHz), low-power consumption (0.18 mW), and low body-effect error. In order to verify the circuit performance, the designed circuit is used in two useful applications: the amplitude modulator and frequency doubler. Moreover to prove the process and threshold-voltage variation effect on the circuit performance, the Monte-Carlo simulation was adopted. The characteristics of the circuit are summarized in Table 1 and compared with the former works to prove the efficiency circuit.

Table 1. Comparative parameters of the proposed multiplier with other recent works.

Reference	[5]	[8]	[19]	[37]	[38]	This work
Power consumption (mW)	0.7	0.47	0.52	0.34	0.15	0.18
Bias current (μA)	100	-	-	10	-	10
Power supply (V)	5	±1.5	2.8	3.3	±0.75	1.8
THD(%) (1MHz,20μA)	-	0.87	1.45	0.97	0.8	0.92
Nonlinearity (%)	-	1.3	1.12	1.1	1.1	0.76
-3db bandwidth (MHz)	12.3	24.3	137	41.8	300	104
Technology (μm)	2.4	0.35	0.18	0.35	0.18	0.18

REFERENCES

- [1] J. Choi, J. Park, W. Kim, K. Lim and J. Laskar “High multiplication factor capacitor multiplier for an on-chip PLL loopfilter”, *Electron Lett*, 45(5), 239-240, 2009.
- [2] Weihsing Liu and Shen-Iuan Liu “Design of a CMOS low-power and low-voltage four-quadrant analog multiplier”, *Analog Integr Circ S*, 63(2), 307-312, 2010.
- [3] Erkan Yuce “Design of a simple current-mode multiplier topology using a single CCCII+”, *IEEE T Instrum Meas*, 57(3), 631-637, 2008.
- [4] Vladimir J.S. Oliveira and Nobuo Oki “Low voltage four-quadrant current multiplier: an improved topology for n-well CMOS technology”, *Analog Integrated Circuits and Signal Processing*, 65(1), 61-66, 2010.
- [5] A.S.Nandini, Sowmya Madhavan and Drchirag Sharma “Design and Implementation of Analog Multiplier with Improved linearity”, *International Journal of VLSI design & communication systems (VLSICS)*, 3(5), 631-637, 2012.
- [6] H.-J. Song and C.-K. Kim “An MOS four-quadrant analog multiplier using simple two-input squaring circuit with source follower”, *IEEE Journal of Solid-State Circuits*, 25(3), 841-848, 1990.
- [7] Shen-Iuan Liu and Cheng-Chieh Chang “CMOS analog divider and four-quadrant multiplier using pool circuits”, *IEEE Journal Solid-State Circuits*, 30(9), 1025-1029, 1995.
- [8] Naser Beyraghi, Abdollah Khoei, and Khayrollah Hadidi “CMOS design of a four quadrant multiplier based on a novel squarer circuit”, *Analog Integr. Circuits Signal Process*, 80(3), 473-481, Inigo Navarro, Antonio J. López-Martín, Carlos A. De La Cruz Blas and Alfonso Carlosena “A compact four-quadrant floating-gate MOS multiplier”, *Analog Integrated Circuits and Signal Processing*, 41(2-3), 159-166, 2004.
- [9] José M. Algueta Miguel, Carlos A. De La Cruz Blas and Antonio J. Lopez-Martin “Fully differential current-mode CMOS triode translinear multiplier”, *IEEE T Circuits Syst*, 58(1), 21-25, 2011.
- [10] Y. Berg, O. Naess, M. Hovin “Ultralow-voltage floating-gate analog multiplier with tunable linearity”, in *Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS 2000)*, Switzerland, 1-4, 2000.
- [11] Bhawna Aggarwal and Maneesha Gupta “Low voltage bulk-driven class-AB four quadrant CMOS current multiplier”, *Analog Integrated Circuits and Signal Processing*, 65(1), 163-169, 2010.
- [12] A. Panigrahi and P. K. Paul “A novel bulk-input low voltage and low power four quadrant analog multiplier in weak inversion”, *Analog Integrated Circuits and Signal Processing*, 75(2), 237-243, 2013.
- [13] Shen-Iuan Liu and Cheng-Chieh Chang “CMOS subthreshold four-quadrant multiplier based on unbalanced source-coupled pairs”, *Int. J. Electronics*, 78, 327-332, 1995.

- [14] K. Tanno, O. Ishizuka and Z. Tang "Four-quadrant CMOS current-mode multiplier independent of device parameters", *IEEE T Circuits Syst*, 47(5), 473-477, 2000.
- [15] K. Wawryn, "AB class current mode multipliers for programmable neural networks", *Electron. Letts.*, 32(20), 1902-1904, 1996.
- [16] Ruiqi Wu and Jianli Xing "MOS translinear principle based analog four-quadrant multiplier", *IEEE 2012 International Conference on Anti-Counterfeiting, Security and Identification*, 1-4, 2012.
- [17] Cosmin Popa, "Improved Accuracy Current-Mode Multiplier Circuits With Applications in Analog Signal Processing", *IEEE transaction on Very Large Scale Integration (VLSI) Systems*, 22(2), 443-447, 2014.
- [18] Ali Naderi and Serdar Özoguz "Design Of High-Linear, High-Precision Analog Multiplier Free From Body Effect", *Turkish Journal of Electrical Engineering and Computer Sciences*, 24(3), 820-832, 2016.
- [19] Imen Aloui, Néjib Hassenand, Kamel Besbes "A CMOS current mode four quadrant analog multiplier free from mobility reduction", *AEU - International Journal of Electronics and Communications*, 82, 119-126, 2017.
- [20] Montree Kumngern and Usa Torteanchai "A CMOS current-mode multiplier/divider using a current amplifier", *Proceedings of the 7th International Power Engineering and Optimization Conference (PEOCO)*, 742-745, 2013.
- [21] M. Gravati, M. Valle, G. Ferri, N. Guerrini and L. Reyes "A novel current-mode very low power analog CMOS four quadrant multiplier", *IEEE 2005 Solid State Circuits Conference*, 495-498, 2005.
- [22] M. Kumngern and D. Kobchai "Versatile dual-mode class-AB four-quadrant analog multiplier", *Int J Signal Process*, 2(8), 214-221, 2005.
- [23] AmirAlikhani, ArashAhmadi "A novel current-mode four-quadrant CMOS analog multiplier/divider", *Int J Electron Comm*, 66(7), 581-586, 2012.
- [24] Antonio J. López-Martín, Alfonso Carlosena "Current-mode multiplier/divider circuits based on the MOS translinear principle", *Analog Integr Circ S*, 28(3), 265-278, 2001.
- [25] S. Menekay, R. Tarcan and H. Kuntman "Novel high-precision current-mode circuits based on the MOS-translinear principle", *Int J Electron Comm*, 63(11), 992-997, 2009.
- [26] SamanKaedi and Ebrahim Farshidi "A new low voltage four-quadrant current mode multiplier", *IEEE 2012 20th Iranian Conference on Electrical Engineering*, 160-164, 2012.
- [27] Munir A. Al-Absi and Ibrahim A. As-Sabban "A new highly accurate CMOS current-mode four-quadrant multiplier", *Arab J Sci Eng*, 40, 551-558, 2015.
- [28] A. Fabre "New formulation to describe translinear mixed cells accurately", *Proc Inst Elect Eng*, 141(3), 167-73, 1994.
- [29] I. Chaisayun, S. Piangprantong and K. Dejhan "Versatile analog squarer and multiplier free from body effect. Analog Integrated Circuits and Signal Processing", 71(3), 539-547, 2012.
- [30] E. Ibaragi, A. Hyogo and K. Sekine "A CMOS analog multiplier free from mobility reduction and body effect", *Analog Integrated Circuits and Signal Processing*, 25(3), 281-290, 2000.
- [31] C. Abel, S. Sakurai, E. Larsen and M. Ismail "Four-quadrant CMOS/BiCMOS multipliers using linear-region MOS transistors", *IEEE International Symposium on Circuits and Systems*, 5, 273-276, 1994.
- [32] Yutaka Igarashi, Akira Hyogo and Keitaro Sekine "Design of very low-distortion, four-quadrant analog multiplier-type CMOS-OTA considering variation of mobility according to the gate voltage", *Electron. Commun. Jpn. (Part II: Electron.)*, 77 (7), 65-76, 1994.
- [33] S.I. Liu, Y.S. Hwang "CMOS four-quadrant multiplier using bias feedback techniques", *IEEE J. Solid-State Circuits*, 29 (6), 750-752, 1994.
- [34] A. Naderi, H. Mojarrad, H. Ghasemzadeh, A. Khoei, and K. Hadidi "Four-quadrant CMOS analog multiplier based on new current squarer circuit with high-speed", *EUROCON'2009. IEEE*, 282-287, 2009.
- [35] Jong-Kug Seon "Design and application of precise analog computational circuits", *Analog Integr. Circuits Signal Process*, 54 (1), 55-66, 2008.
- [36] A. Naderi, A. Khoei, K. Hadidi and H. Ghasemzadeh "A new high speed and lowpower four-quadrant CMOS analog multiplier in current mode", *AEU-Int. J. Electron. Commun*, 63 (9), 769-775, 2009.
- [37] I. Aloui, N. Hassen and K. Besbes "A CMOS current mode four quadrant analog multiplier free from mobility reduction", *AEU-Int. J. Electron. Commun*, 82 (1), 119-126, 2017.

Tohid Aghaei received his B.Sc. and M.Sc. degrees in Electronics Engineering from the department of Electrical and Electronics Engineering, Urmia Azad University, Urmia, Iran, in 2015 and 2018, respectively. His areas of interest include current-mode circuits design, low-power, VLSI circuits and CMOS analog integrated-circuit design.

Ali Naderi Saatlo received his B.Sc. degree in Communication Engineering from Urmia Azad University, in 2005, the M.Sc. degree in Electrical Engineering from Urmia University, Urmia, Iran in 2008, and the Ph. D in Electronics Engineering from Istanbul Technical University, Istanbul, Turkey in 2014. Since 2011, he has been a faculty member of electrical engineering department of Urmia Azad University. His research interests are analog and digital integrated circuit design for fuzzy applications, fuzzy sets and systems, high performance analog circuits, and digital signal processing. He is the author or co-author of about 20 papers published in scientific journals or conference proceedings.